Intel reveals Ponte Vecchio, its Xe HPC GPU

Subscribers:
4,200
Published on ● Video Link: https://www.youtube.com/watch?v=WTQP1g7fP-4



Duration: 3:18
741 views
4


Reported today on TechSpot

For the full article visit: http://bit.ly/37cDknX

Intel reveals Ponte Vecchio, its Xe HPC GPU

It will be used in Aurora, the world's first exascale computer

In brief: Intel has revealed new information about its Xe Graphics Architecture at the company's HPC Developer Conference in Denver, Colorado, ahead of the Supercomputing 2019 event.

We already know a few details about intel's gaming-focused Xe GPUs, which you can read more about in this preview. Now, Intel's SVP, Chief Architect and General Manager of Architecture, Raja Koduri has revealed the architecture roadmap for Xe and its product lines.

The Xe architecture will be offered in three designs: LP, for integrated graphics on processors; HP, which covers the mid-range, enthusiast, and datacentre/AI segments; and HPC for high-performance computing.

The first Xe Graphics Architecture for HPC and AI will arrive as the 7nm "Ponte Vecchio" graphics card. Intel calls it the company's "first exascale graphics card," and it will debut in the Aurora Supercomputer -the world's first exascale computer -at the Argonne National Laboratory in 2021.

Intel revealed the node architecture of the Aurora system, which consists of two Xeon scalable processors called Sapphire Rapids, six Ponte Vecchio graphics units, and 16 compute units. The finished system will have more than 200 racks of servers, 230 petabytes of storage, and over ten petabytes of memory.

Intel chief executive Bob Swan said the company is "on track to launch our first 7-nanometer based products, a datacenter-focused discrete GPU in 2021." Xe cards for consumer gaming will arrive next year, probably on 10nm.

Ponte Vecchio utilizes Intel's Foveros technology, which uses a 3D-stacked die design that allows products to be broken up into smaller "chiplets," where I/O, SRAM and power delivery circuits can be fabricated in a base die and high-performance logic chiplets are stacked on top. It also features EMIB (Embedded Multi-Die Bridge) te




Other Videos By Colin Boyd SEO


2019-11-18Microsoft winds down its bigger plans for Cortana with mobile app shutdown
2019-11-18Researchers debunk theory that single whale caused 2017’s Bitcoin bull run
2019-11-188 Tried & Tested Tips for Improving SEO & Developer Relations via @sam_marsden
2019-11-18Ohi raises $2.75M to power same-day delivery for brands that aren’t Amazon
2019-11-18The Mustang Mach-E is the exciting shape of the electric future
2019-11-18Consumer Reports says Samsung's Galaxy Buds beat Apple's AirPods Pro in sound quality test
2019-11-18Samsung has multiple new camera modes in the works for future phones, code suggests
2019-11-18John Legere is stepping down as CEO of T-Mobile, succeeded by deputy Mike Sievert on May 1
2019-11-18John Legere will step down as T-Mobile CEO next year
2019-11-18Cybersecurity firm Sonatype acquired by Vista Equity
2019-11-18Intel reveals Ponte Vecchio, its Xe HPC GPU
2019-11-18Logitech’s Adaptive Gaming Kit is a cheaper way in to accessible gaming
2019-11-18The product manager secrets to surviving the 3 pivotal startup phases
2019-11-18146 security flaws uncovered in pre-installed Android apps
2019-11-18Heetch adds $4 million to its Series B round
2019-11-18MMC Ventures outs new £100M ‘Scale Up’ fund to double-down on its portfolio at the later-stage
2019-11-17Yahoo Japan and Line Corp confirm merger agreement
2019-11-17Nintendo is adding paid memberships to Animal Crossing: Pocket Camp
2019-11-17Ford unveils the Mustang Mach-E, an all-electric crossover with muscle car roots
2019-11-17Every angle of Ford’s all-electric Mustang Mach-E
2019-11-17Google Stadia nearly doubles launch lineup to 22 games on eve of debut