Electronics: Why does one implementation of an XOR gate with only NAND gates need 4 whereas the o...
Why does one implementation of an XOR gate with only NAND gates need 4 whereas the one I sketched up has 5?
I hope you found a solution that worked for you :)
The Content is licensed under (https://meta.stackexchange.com/help/licensing) CC BY-SA.
Attention! This video does always use the same license as the source!
Thanks to all those great people for their contributions!
(electronics.stackexchange.com/users/535432/dudeamazing5609)DudeAmazing5609
(electronics.stackexchange.com/users/65892/sophie-swett)Sophie Swett
A special thanks goes out to the (electronics.stackexchange.com/questions/741155/why-does-one-implementation-of-an-xor-gate-with-only-nand-gates-need-4-whereas-t)Stackexchange community
I wish you all a wonderful day! Stay safe :)
If anything is off, please write me at peter D.O.T schneider A.T ois42.de
logic-gates boolean-algebra